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Abstract—This paper introduces the v1 concept that explains 
how by only measuring the output voltage, designers have infor-
mation about almost every signal of the power stage. Following 
the v1 concept, it is explained how to design a traditional type-Ill 
voltage-mode control to behave like a current-mode control with 
near time-optimal response under load transients. This study is 
validated in simulations and experimentally on a 300-kHz buck 
converter. 
Index Terms—Buck, capacitor current, current mode, optimal, 
POL, vl, v2, v2ic, voltage mode. 
I. INTRODUCTION 
A PPLICATIONS with highly demanding load steps and dynamic voltage scaling such as point-of-load converters 
and voltage regulator modules need very fast controls in order 
to comply with the dynamic requirement and still maintain an 
output capacitor as small as possible. 
Ripple-based controls are one popular solution to achieve a 
fast dynamic response. They are composed by a fast feedback 
(FFB) path and a slow feedback (SFB) path. The FFB path is a 
rippled signal with information about the power stage, and it is 
responsible of the modulation of the duty cycle and the dynamic 
behavior of the control. The SFB path is an integrator designed 
to have a very low bandwidth and it is responsible to regulate 
the output voltage in steady state. 
The v2 control [1], [2] only uses the output voltage, but it be-
haves properly only with high-ESR output capacitors [3]. In [4] 
and [5], the inductor current is added to the v2 control to stabi-
lize it. On the other hand, Del Viejo et al. [6] proposed in 2011, 
instead, to add the capacitor current information using only the 
output voltage, which allows the control to behave almost opti-
mally under load transients [7], [8]. This control is named v2ic 
(or "current-mode control of the output capacitor current" in a 
previous version from 2010 [9]). Using the capacitor current to 
improve the dynamic response is not a new concept since it dates 
back at least to 1986 [10], but [6] improves the idea by using 
a simple lossless sensor of the capacitor that only measures the 
output voltage and that takes into account the ESL of the output 
capacitor. In 2013, Yan et al. [11] proposed the same concept 
with a different implementation of the sensor of the current. 
Later in 2014, Google filed a patent including the same concept 
as in [9] but with a different sensor of the capacitor current [12]. 
Another approach for fast dynamic response are the minimum 
time controls [13]-[20], which precalculate the control action 
to achieve a time-optimal response or a near-optimal response 
with current limit. These controls are digitally implemented and 
behave in open loop during transient responses so their correct 
behavior is not guaranteed under pulsating loads. 
Also, adaptive controls [21]-[29] are a trending topic in the 
area of improving the dynamic response of converter. These con-
trols change parameters of the control (ramp, hysteretic band, 
etc) according to the conditions of the system. This approach 
can improve the robustness of the control and/or its dynamic 
response compared to its nonadaptive counterpart. Yet, this ad-
vantage comes at the expense of a more complex control system. 
As seen, in the scientific literature, a wide variety of controls 
appear to provide a fast dynamic response. However, from the 
point of view of the industry, low-cost simple solutions to control 
the converter are needed. 
This paper shows how by only measuring the output voltage 
and just with a type-Ill controller, an extremely fast reaction un-
der load steps can be achieved, if designed correctly. This paper 
is structured as follows. Section II reviews the fundamental be-
havior of ripple-based controls and proposed control topologies. 
Section III introduces the v1 concept and shows the basic idea 
on how to design the voltage-mode controls. Section IV explains 
with examples for different output capacitors how to design 
the voltage-mode control and its possible implementations. 
Section V explains the difference between traditional designs of 
voltage-mode control and the proposed designs and proposes a 
design flow to implement the control. Section VI shows the ex-
perimental validation of the proposed methodology and Section 
VII summarizes the contributions of this paper. The simulation 
results of this paper are obtained from the program Simplis. 
II. REVIEW OF RIPPLE-BASED CONTROLS 
The v2 control is the most popular ripple-based control (see 
Fig. 1) [1], [2]. In v2 control, the rippled signal of the FFB path 
is the output voltage [see Fig. 1(a)]. In the case where the output 
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Fig. 1. v2 control of a buck converter, (a) General scheme of a v2 control 
on a buck converter, (b) Load transient response for v with constant on-time 
modulation. 
capacitor has dominant ESR, the output voltage ripple provides 
information about the capacitor current, which has combined 
information of the inductor current and the output current. Con-
sequently, the output voltage is shaped as the inductor current 
and can be used to modulate the duty cycle as in current-mode 
control, while exhibiting fast dynamic response due to an inher-
ent feedforward of the output current [see Fig. 1(b)]. 
Note that the v2 control only uses the output voltage but 
behaves like a current-mode control when the ESR of the output 
capacitor is large. 
For low ESR capacitors such as ceramic capacitors, the cur-
rent information in the ripple of the output voltage is not domi-
nant and, therefore, an additional current ripple has to be added. 
A popular way in the industry is to add directly the inductor 
current to the rippled signal (see Fig. 2), usually sensed with an 
R-C network. Then, the FFB path is composed by the sum of 
the output voltage and the inductor current [see Fig. 2(a)]. This 
control is proposed under the name of enhanced-v2 control [4] 
and it is also named v2 control with current injection [5] but in 
this paper, we will call it v2iL for simplicity. As the information 
of the output current is limited for low ESR capacitors, this con-
trol achieves a suboptimal load transient response under these 
operating conditions [see Fig. 2(b)]. 
Instead of adding the inductor current, a better approach is 
to add the capacitor current (see Fig. 3). Then, the FFB path is 
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Fig. 2. v2ii control of a Buck converter, (a) General scheme of a v2i¿ 
control of a buck converter, (b) Load transient response for v2 ii with constant 
frequency modulation. 
composed by the sum of the output voltage and the capacitor 
current [see Fig. 3(a)]. This control is named v2ic [6] and it was 
later proposed in [11] and [12] with different implementations 
but the same concept. As the capacitor current provides the con-
trol with information about the output current, v2ic reacts under 
load transient almost optimally even for low ESR capacitors [3] 
[see Fig. 3(b)]. The dynamic response can be further improved 
by synchronizing the modulator with the load step [8]. 
For the implementation of v2ic, the capacitor current can be 
sensed by using only the output voltage by designing a tran-
simpedance amplifier with an impedance proportional to the 
impedance of the real-output capacitor, including the ESR and 
the ESL [30]. Fig. 4 shows a scheme of the implementation 
of v2ic, where Ki/Zc{s) represents the sensor of the capacitor 
current. Note that, as with v2 control with high-ESR capacitors, 
v2 ic behaves like a current-mode control, but only senses the 
output voltage. 
III. v1 CONCEPT: DESIGNING A VOLTAGE-MODE CONTROL 
THAT BEHAVES LIKE A CURRENT-MODE CONTROL 
Even if ripple-based controls only sense the output voltage 
(v2 and v2ic), they are in nature current-mode controls. This 
is because the output voltage has inherently information of the 
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Fig. 5. v1 concept. The output voltage has information about almost all the 
signals of the power stage. 
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Fig. 4. Scheme of v2ic sensing the capacitor current using only the output 
voltage. This sensor of the capacitor current is explained in [30]. 
capacitor current (from the ESR of the capacitor or by using 
a transimpedance amplifier). Also, the capacitor current itself 
has combined information of the inductor current and the output 
current. This information about the output current is very impor-
tant because it is what allows the v2 and v2ic controls to behave 
almost time optimally under a load transient. Additionally, the 
inductor current has information of the input voltage during the 
on-time. This concept of only sensing once the output voltage 
and using its inherent information about the power stage is what 
we call v1 (see Fig. 5). 
Following the v1 concept, the question then arises whether 
a traditional voltage-mode control can be designed in a way so 
that this intrinsic information is exploited and, consequently, 
it behaves like a current-mode control with a very fast dy-
namic response. This voltage-mode control could be modu-
lated, as ripple-based and current-mode controls, with constant 
frequency (peak or valley), constant on-time, constant off-time, 
or hysteretic modulations. 
Fig. 4 shows the structure of the v2ic control where the ca-
pacitor current is sensed with a transimpedance amplifier with 
an impedance proportional to the impedance of the output ca-
pacitor and implemented with two paths, the SFB and the FFB 
path. Now, as an alternative equivalent representation, both the 
sensing of the capacitor current and the output voltage of the 
FFB path can be deducted to the output of the integrator (see 
Fig. 6). 
The equivalent regulator Ht{s) is 
iZt(s) = — +Kv+Ki^T^ (1) Zc{s) 
where 
Zc{s) LcCs
2
 +RcCs+l 
Cs ' 
(2) 
Fig. 7 shows the Bode diagram of the controller of (1). This 
regulator has an integral action, AQ/S, which regulates tightly 
the output voltage, a proportional action Kv, that provides a 
zero to the regulator, boosting the phase, and a weighted esti-
mator of the capacitor current, Ki/Zc{s) that converts voltage 
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Fig. 7. Decomposition of the frequency response of the equivalent regulator 
ofv2ic Ht(s). 
information into current information. As shown in Section II, 
this current sensor is very important because it provides the con-
trol a feedforward of the output current, needed to obtain a near 
time-optimal response under load transients. 
Equation (1) and Fig. 7 are very important because they syn-
thesize the objective of this paper, in order to obtain a voltage-
mode control that behaves like a current mode with near time-
optimal response under load transients, the regulator needs to 
mirror the impedance of the output capacitor at high frequencies. 
Of course, it is important to comment that a perfect matching of 
the impedance of the output capacitor is not possible in an actual 
product. Tolerances of the output capacitor due to aging, tem-
perature and dc bias will have to be considered when designing 
the controller. Its effect on the stability can be studied and the 
control can be optimized by means of the procedure proposed 
in [31] and [32], respectively. 
Now the fundamental question is: is it possible to use the in-
formation about the capacitor current with a traditional voltage-
mode control? 
IV. IMPLEMENTABLE DESIGNS OF VOLTAGE-MODE CONTROL 
FOR DIFFERENT OUTPUT CAPACITORS 
The answer to the previous question is that it depends on the 
specific impedance of the output capacitor. This section provides 
the design guidelines for different types of output capacitor. 
Equation (2) showed the impedance of the output capacitor 
and it can be rewritten as 
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Fig. 8. Impedance of a low-g capacitor (C = 42 /uF, Rc = 5 mil, Lc = 
50 pH). The impedance has two real zeros. 
where Q is the quality factor 
Q 
V^LjC 
Rr 
(4) 
The quality factor, Q establishes whether Zc{s) has real or 
complex zeros. If Q < 0.5, then the impedance of the output 
capacitor exhibits real zeros. If Q > 0.5, then the impedance of 
the output capacitor exhibits complex zeros. 
A. Low-Q Output Capacitor 
For output capacitor with low quality factor (Q < 0.5), the 
zeros of the impedance of the capacitor are real. Therefore, the 
impedance of the output capacitor can be approximated as 
Zc(s) 
(1 + sCflc) ( l + s^-) 
Cs (5) 
Fig. 8 shows the Bode diagram of a capacitor with this be-
havior (C = 42 (JF, RC=5 mi), Lc = 50 pH). 
From (1) and (5), the equivalent regulator, Ht(s), can be 
found out graphically. Fig. 9 shows the Bode diagram of the 
proposed design of the equivalent regulator for the case of a 
low-<2 output capacitor. The controller has then a zero z\ located 
at the intersection between the integral and the proportional 
part, another zero, z2, located at the intersection between the 
proportional part and the inverse of Zc (s) and, then, the poles of 
the inverse of Zc (s). As aresult, the equivalent regulator Ht{s) is 
Ht(s)=A0 
1 1 
where 
z\ 
An 
Kv: 
Z2 = 
Kv 
~ KiC: Pi = 
1 
CRC P2 = 
R 
" L, 
(6) 
(7) 
This regulator is a traditional type-Ill voltage-mode control 
(see Fig. 10). Note that the design of the type-Ill controller 
places a pole at the zero of the ESR of the output capacitor. This 
is a common design guideline given by manufacturers [33]. 
For the simulation results, the power stage has the following 
parameters: Vin = 5 V, v0 = 1.5 V, L = 1.5 /xH, C = 42 ¡JF, 
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Fig. 11. Large-signal behavior of proposed design of type-III voltage-mode 
control with constant frequency modulation for a low-goutput capacitor, (a) 
Steady-state signals of the comparator, (b) Load transient response 8 A —> 0 A. 
exhibits a feedforward of the output current. Consequently, it 
has been shown that with a correct placement of poles and zeros 
of a type-Ill compensator, a traditional voltage-mode control 
can exhibit a feedforward of the output current. Also note that 
this control is equivalent to the v2ic control of Fig. 3(b), that 
has the same parameters A0, Kv, and K¿ and achieves the 
exactly same transient response. Additionally, as for this type 
of capacitor, the v2ic control and the designed type-III voltage-
mode control are equivalent, their robustness under changes of 
the output capacitor due to tolerances are also the same. Also 
note that as this designed voltage mode is behaving like a current 
mode, it can be modulated with constant on-time or hysteretic 
modulation. 
Rc = 5 mil, Lc = 50 pH, /sw = 300 kHz. The control pa-
rameters are Kv = 1, i£¿ = 0.17, Ao = 21.28 k. The ampli-
tude of the compensating ramp is 0.8 V. The resulting exact 
passive elements of the type-III controller are (see Fig. 10), 
fii = 1 kQ, R2 = 193.44 Q, fi3 = 5.27 Q, Cx = 54.48 pF, 
C2 = 46.95 nF, C3 = 37.93 nF. Of course, in a real imple-
mentation of the controller, the values of the passives would be 
rounded to the nearest standard value. 
Fig. 11 shows the large-signal behavior of the type-III voltage-
mode control. Fig. 11(a) shows the steady-state behavior of the 
signals of the comparator vc and the ramp, and Fig. 11(b) shows 
the response under a load step. Note that the designed type-III 
voltage-mode control achieves a near time-optimal response and 
B. High-Q Output Capacitor 
For high-g capacitors (Q > 0.5), the capacitance and the 
ESL of the output capacitor resonate and create two conjugate 
complex poles. Therefore, the impedance of the output capacitor 
can be rewritten as 
Zc{s) = 
1 i 
Cs 
where wc is the resonant frequency 
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Fig. 12 shows the Bode diagram of a capacitor with this 
behavior ( C = 42/x F, Rc = 5 mi), Lc = 1.2 nH). 
Using the same approach as for the case of low-<2 output 
capacitor, the equivalent regulator Ht(s) is 
10k 100k 
Frequency (Hz) 
IM 10M 
Ht(s) = A 
1 1 
Fig. 13. Equivalent regulator of (1) and v2 ic control for the case of a high-g 
output capacitor. 
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where 
z\ 
U / 
S l l + TT-
A0 
K ' Z2 
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s +
 4 
Kv 
KiC 
sA (11) 
(12) 
As the regulator has complex poles, the exact (11) can be 
implemented only as a v2ic control. This is a very important 
feature of v2ic control because the phase variation of the com-
plex poles has a larger slope compared to real poles. This means 
that the complex poles have less effect at frequencies below the 
resonant frequency compared to real poles, which start decreas-
ing the phase from approximately one decade below of the pole 
frequency. Consequently, a large phase margin can be achieved 
more easily. 
However, an approximated version of the regulator can be 
implemented as a type-Ill voltage mode by placing the real 
poles at the same frequency as the complex poles 
Ht(s)^A0 
1 1 
10k 100k 
Frequency (Hz) 
10M 
s 1 + 
(13) 
This approximation is only valid if the bandwidth of the con-
trol is at least one decade lower than the resonance frequency of 
the output capacitor wc. 
Fig. 13 shows the equivalent compensator of v2ic control 
modulated with constant switching frequency for a specific 
case. The power stage has the following parameters: Vin = 
5V,v0 = 1.5 V, L = 1.5 fM, C = 42 /xF, Rc = 5 mi!, Lc = 
1.2 nH, /sw = 300 kHz. The control parameters of v2ic are: 
Fig. 14. Comparison between equivalent regulator of v2 ic control and pro-
posed design of type-Ill regulator for the case of a high-g output capacitor. 
Kv = l,Ki= 0.17, A0 = 21.28 k. The amplitude of the com-
pensating ramp is 0.8 V. The resulting passive elements of the 
type-in controller are (see Fig. 10) fii = 10 ki2, R2 = 2 kil, 
fl3 = 60 i2, C\ = 117 pF, C2 = 4.6 nF, C3 = 3.8 nF. 
Fig. 14 compares the equivalent regulator of the v2ic control 
and the regulator of the type-Ill controller. Note that, as the v2ic 
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control exhibits complex poles, it can achieve a larger phase 
boost for the same placement of the zeros. 
Fig. 15 compares the regulators and the loop gains of the v2 ic 
and the type-III voltage mode. Both controls exhibit almost the 
same loop gain. Note the difference in the phase around the poles 
of the voltage-mode control due to the complex poles featured 
by the v2ic control. However, as the bandwidth of the loop 
gain is one decade lower than the resonance frequency of the 
impedance of the output capacitor, the phase margin is almost 
the same for both designs («60°). Figs. 16 and 17 show the 
large-signal behavior of the v2 ic and the type-III voltage-mode 
control, respectively, where the v2 ic is implemented as in Fig. 6. 
Fig. 16(a) shows for the v2ic control the steady-state behavior 
of the signals of the comparator vc and the ramp, and Fig. 16(b) 
the response under a load step. Note that the steady state and 
the dynamic response is almost exactly the same as the type-III 
voltage-mode control of case A (see Fig. 11). This is expected 
as the control parameters A0, Kv, K¿ are the same and the only 
thing that changes is the ESL of the output capacitor. 
Fig. 17(a) and (b) shows the same waveforms for the type-III 
voltage-mode control. Note that both controls achieve exactly 
the same transient response, which is near time optimal and 
exhibits a feedforward of the output current. Consequently, it 
has been shown that, for cases where the C and the ESL of the 
output capacitor resonates and provided that the bandwidth is at 
least one decade below than the resonant frequency, a type-III 
voltage-mode control can be designed that behaves like a current 
mode with near time-optimal response. 
However, for cases where the bandwidth of the loop gain is 
close to one decade below the resonant frequency, the robustness 
of the implementation of (1) as a v2ic control is better than its 
Fig. 16. Large-signal behavior of v2 ic control with constant frequency mod-
ulation for a high-g output capacitor, (a) Steady-state signals of the comparator, 
(b) Load transient response 8 A —> 0 A. 
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(C = 300 /uF, Rc = 13 mil, Lc = 50 pH). The impedance is the ESR for 
medium and high frequencies. 
approximated implementation as a type-Ill voltage-mode con-
trol. This is because when the tolerances of the output capacitor 
increase the bandwidth of the loop gain, the phase margin of the 
v2 ic does not decrease much due to the presence of complex 
poles, that exhibits a faster phase drop compared to real poles, 
that start decreasing the phase from one decade below. 
C. Capacitor With ESR-Zero at Low Frequencies 
A special case of a low-<2 output capacitor is if the zero created 
by the ESR is placed at low frequencies. In these cases, for 
frequencies above the ESR-zero of the capacitor, the impedance 
of the output capacitor is equal to its ESR Rc 
Zc fa Rr (14) 
Fig. 18 shows the Bode diagram of a capacitor with this 
behavior (C = 300 /xF, Rc = 13 mi), Lc = 50 pH). 
From (1), the equivalent regulator Ht(s) is then 
Ht(s)=A0/s + Kv+Ki/Rc (15) 
If (1) is implemented as a v2ic control, then the gain K¿ is a 
degree of freedom. However, it is better to lose that degree of 
freedom for the sake of simplicity and combine Kv and Ki/Rc 
into a single parameter. Then, (15) is simplified as 
Ht(s)=Ao/s + Kv =A0 
1 
where 
z\ = Kv 
(16) 
(17) 
This regulator is a traditional type-II voltage-mode control 
and it is also the equivalent regulator of the v2 control. 
Fig. 19 shows how the v2 control is an alternative implemen-
tation of a type-II voltage-mode control. Fig. 19(a) shows the 
traditional structure of the v2 control. For generality, a compen-
sating ramp has been added into the FFB path. An equivalent 
representation is shown in Fig. 19(b), where the weighted output 
voltage of the FFB path has been instead deducted to the out-
put of the integrator. This representation is already a traditional 
voltage-mode control, where the equivalent compensator is the 
(a) 
H,(s) 
.^VL- i p=i~"! Vref 
4 ramp : | Ky — i — ' 
0) 
C, R2 
Type-II controller 
Fig. 19. Implementation of a v2 control as a conventional type-II controller. 
same as (16) 
Ht(s)=A0/s + Kv. (18) 
Fig. 20 shows the equivalent compensator of v2 control mod-
ulated with constant on-time for the same case as Fig. 1. The 
power stage has the following parameters: Vm = 5 V, v0 = 
1.2 V, L = 1.3 fM, C = 300 /xF, Rc = 13 mi!, Ton = 670 ns. 
The control parameters of v2 are [see Fig. 19(a)] Kv = 2, 
A0 = 5000. The compensating ramp is eliminated. The resulting 
100 Ik I Ok 100k 1M IOM 
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Fig. 20. Type-II controller for an output capacitor with ESR-zero at low 
frequencies. 
exact passive elements of the type-II voltage mode are [see 
Fig. 19(c)] fii = 1 kQ, R2 = 2 kQ, Cx = 200 nF. 
Fig. 21 shows the large-signal behavior of the designed type-II 
voltage-mode control. Fig. 21(a) shows the steady-state behav-
ior of the signals of the comparator vc and zero for this case 
without the ramp. Note that the voltage-mode control can be 
modulated without ramp and with constant on-time. Fig. 21(b) 
shows the load transient response under a load step 8 A —> 0 A. 
Comparing with the v2 control of Fig. 1(b), that is designed 
with the same parameters, the dynamic response is the same. 
The response is near time optimal and exhibits a feedforward 
of the output current because the ripple of the ESR of the out-
put capacitor is dominant in the output voltage. Consequently, 
it has been shown that the v2 control is equivalent to a type-II 
voltage-mode control. 
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Fig. 21. Large-signal behavior of the type-II voltage-mode control with con-
stant on-time modulation for an output capacitor with ESR-zero at low frequen-
cies, (a) Steady-state signals of the comparator, (b) Load transient response 
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V. DESIGN CONSIDERATIONS OF THE PROPOSED 
VOLTAGE-MODE CONTROL BASED ON THE V1 CONCEPT 
As stated, the controls based on the v1 concept behave like a 
current-mode control. Of course, this does not mean that they 
can be used to ensure current sharing in parallel converters, but 
that these controls use the current information of the output volt-
age. As opposed to traditional designs of voltage-mode controls, 
the regulator of these controls does not act as a low-pass filter, 
since high-frequency information is allowed to go through. By 
doing this, as seen in Section IV, a very fast transient response 
can be obtained. The downside is that the control is prone to 
subharmonic oscillations because side-band frequencies are not 
attenuated by the controller and are fed back to the modulation 
stage. In order to better explain this occurrence, Fig. 22 shows 
the representation of the harmonic content of the control signals 
(b) 
Fig. 22. Representation of harmonic content for two different designs of 
voltage-mode control, (a) Traditional design of voltage-mode control, (b) Pro-
posed design of voltage-mode control. 
of a traditional design and the proposed design based on the v1 
concept of a voltage-mode control. 
(1) Fig. 22(a) shows the representation of the harmonic con-
tent of the control signals of a common design of a 
voltage-mode control. When the modulator is perturbed 
with a sine of modulation frequency fm, the modula-
tor produces side-band frequencies, besides the modu-
lation frequency [34]-[36]. These side-band frequencies 
are fc ± fm, 2/c ± fm, etc., where fc is the carrier fre-
quency of the modulator. Then, the output voltage has a 
harmonic content that is mostly dominated by the mod-
ulation frequency because the side-band frequencies are 
attenuated by the L C filter of the power stage that acts 
as a low-pass filter. Additionally, the controller of the 
voltage-mode control is normally designed as a low-pass 
filter that attenuates even more the side-band frequencies. 
As a consequence, for practical purposes, the control re-
turns to the modulator a signal with a frequency content 
of the modulation frequency. 
(2) On the other hand, Fig. 22(b) shows the representation 
of the harmonic content of the control signals of the pro-
posed design of a voltage-mode control using the v1 con-
cept. Now, because the current information of the output 
voltage is effectively used in the control, the controller is 
designed to, not only let the side-band frequencies pass, 
but increase them instead of attenuating them. As a result, 
the side-band frequencies are fed back to the modulator, 
which is the origin of the subharmonic oscillations in 
current-mode controls. 
As seen, in traditional designs of voltage-mode control, there 
is no problem with subharmonic oscillations. But in the pro-
posed designs of voltage-mode control there is, just as in current-
mode control. Furthermore, the designs require the poles of the 
controller to match the zeros of the impedance of the output 
capacitor so deviations from the exact values might move the 
control closer to instability. Consequently, a careful design of 
the control is needed. 
Fig. 23 shows the design flow of a systematic way to design 
the proposed voltage-mode control based on the v1 concept. 
The idea is to first calculate the values A0, Kv, and i£¿ of its 
implementation as a v2 ic control, which can always implement 
the exact controller of (1). The modeling and equivalent cir-
cuits based on the Describing function [37], [38] can be used to 
provide physical insight and an initial design. In [11], a design 
guideline for the gain of the capacitor current i£¿ is proposed 
for constant on-time modulation. Then, a more accurate analysis 
is needed to account for tolerances of the parameters and mis-
matches of the current sensor. In [31], a methodology that takes 
into account all the above is proposed to evaluate the stability 
of converters based on discrete modeling and Floquet theory. 
With these tools, an optimization algorithm can be created that 
designs the controls to behave very fast, while assuring robust-
ness under the whole operation region, accounting for tolerances 
of parameters and sensing networks [32]. Additionally, a com-
mercial simulation program that can work with switched-mode 
power supplies and frequency responses is a good supplemen-
tary tool to design the v2ic control. Once the three parameters of 
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Fig. 23. Design flow of the proposed voltage-mode control based on v1 
concept. 
the control A0, Kv, and i£¿ are calculated, its implementation 
as a traditional voltage-mode control can be considered accord-
ing to Section IV. Recall that, for low-g output capacitors, the 
robustness and dynamic response of the voltage-mode control is 
the same as the v2 ic control. For high-g output capacitors, the 
robustness depends on the position of the resonant frequency of 
the capacitor with respect to the bandwidth of the control. 
VI. EXPERIMENTAL VALIDATION 
This section validates the design of the type-Ill voltage-mode 
control of Section IV-B for the case of high-g output capacitor, 
where its impedance has a resonance produced by the C and the 
ESL, and compares to its implementation as a v2ic control. This 
case is chosen to validate the proposed design methodology be-
cause it is the worst case, since an approximation is required and 
an experimental validation is therefore needed. Remember that, 
for the case of a high-g output capacitor, a type-Ill voltage-mode 
control can be designed with the same response as v2ic only if 
the bandwidth of the loop gain is at least one decade below the 
resonance frequency of the output capacitor. The parameters of 
the power stage and the controls are the same as in Section IV-B. 
Both controls are perturbed with a load step from 8 to 0 A. The 
load step is placed at the beginning of the on-time on purpose 
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Fig. 25. Experimental validation of large-signal behavior of proposed design 
of type-Ill voltage-mode control, (a) Steady-state signals of the comparator, (b) Steady-state signals of the comparator, (b) Load transient response s A ^ O A . T J * * OA HA 
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Fig. 24. Experimental validation of large-signal behavior of v2 ic control, (a) 
because, in order to react optimally, an extremely fast reaction is 
needed to command an on-time as small as possible. Fig. 24(a) 
shows the steady-state behavior and the dynamic response of the 
v2ic control reordered as in Fig. 6. Note that the results are very 
similar to Fig. 16. Fig. 25(a) shows the steady-state behavior _ 
and the dynamic response of the type-Ill voltage-mode control. 2 
Note again that the results are very similar to Fig. 17 and that | 
the control exhibits a feedforward of the output current. This 
behavior that mirrors the output current in the output voltage is 
because the control is designed according to (1) and Fig. 7 and 
it is what allows a very fast reaction just after the load transient. 
Consequently, it has been shown in an experimental prototype 
that both v2 ic and a type-Ill voltage-mode control can achieve 
the same transient response. i~ 
Fig. 26 shows the comparison of the measured regulators « 
Ht(s) and loop gains L(s) ofv2ic and a type-Ill voltage-mode g 
control. The Bode 100 analyzer is used to perform the mea-
surements. Note that it is very similar to Fig. 15 and that the 
equivalent regulator of v2ic exhibits complex poles as predicted. 
The position of the second zero and the real poles of the type-Ill 
voltage-mode control does not match exactly the equivalent 
regulator of v2ic control because, in the implementation, it is 
needed to modify slightly the resistances and capacitances of the 
linear controller to use commercial values. Specifically, in the 
prototype, the actual values are R\ = 7.87 kCl, i?2 = 1.6 kCl, 
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Fig. 26. Comparison of the measured regulators Ht (s) and loop gains L(s) 
of v2 ic and the proposed design of type-Ill voltage-mode control. 
fl3 = 47 SI, C_ = 150 pF, C_ = 5.6 nF, C3 = 4.7 nF. How-
ever, the transient responses of both controls are almost exactly 
the same, so there is no need for a perfect matching of the poles 
and zeros. 
VII. SUMMARY AND CONCLUSION 
This paper has proven both in simulation and in an experi-
mental prototype that sensing the output voltage is all that is 
needed to react almost optimally under a load transient. This is 
because, in a buck converter, the output voltage has information 
about almost all the signals of the power stage. This property 
is what we call the v1 concept. By exploiting this feature, a 
traditional voltage mode can be designed to behave as a current-
mode control and to achieve a near time-optimal load transient 
response. This does not mean that the control can be used for 
current sharing but that the current information hidden in the 
output voltage is effectively used to react very fast. The basic 
idea to achieve this is that, at high frequencies, the regulator 
needs to behave as the inverse of the impedance of the out-
put capacitor. This way, the voltage information is converted to 
current information and, then, the voltage loop has information 
about the capacitor current and, consequently, about the output 
current. This provides the control, a kind of a feedforward of 
the output current by only sensing the output voltage. 
This paper has analyzed for different quality factors Q of the 
output capacitor, the possible different implementations of the 
control sensing only the output voltage. 
1) For low-<2 output capacitors with the ESR effect above 
the bandwidth, the control can be implemented either as 
a v2ic or alternatively as a type-Ill voltage-mode control. 
2) For high-g output capacitors so that the C and the ESL cre-
ate two conjugate complex zeros, the control can always 
be implemented as nv2ic. If the bandwidth of the control 
is at least one decade lower than the resonant frequency 
of the output capacitor, then the control can implemented 
also as a the type-Ill voltage mode. Otherwise, v2ic is the 
only possible implementation. 
3) For low-<2 output capacitors with the ESR effect below 
the bandwidth, the control can be implemented as aw2, 
v2ic, or alternatively as a type-II voltage-mode control. 
Additionally, design considerations are given. As a conse-
quence of the proposed design using the vl concept, the con-
troller does not attenuate the side-band frequencies produced by 
the modulator. As a result, the control is prone to subharmonic 
oscillations as in a current-mode control. This paper proposes 
a design flow based on the calculation of the parameters of the 
v2 ic control with the available methods from the literature and, 
then, consider its implementation as a traditional voltage-mode 
control. 
With all this information, low cost very fast controllers that 
only sense the output voltage can be designed and manufactured. 
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